the IEEE SSCS "PICO" 2026 Chipathon was AFAIK primarily/centered-on KLayout in hierarchical design mode/setup; I think there are tutorial videos or at least recorded Zoom lectures/tutorials from that; other than the integration work there's very little difference between their design products/outputs and those for wafer.space.